

Unclassified

49

MASSACHUSETTS INSTITUTE OF TECHNOLOGY

LINCOLN LABORATORY

ESD ACCESSION LIST

ESTI Call No. 69607

Copy No. 1 of 1

21 G - 0008

SCANBACK ANTENNA CONTROL FOR RE-ENTRY PHYSICS PROGRAM

ESD RECORD COPY

RETURN TO
SCIENTIFIC & TECHNICAL INFORMATION DIVISION
(ESTI), BUILDING 1211

A. H. Flink

5 July 1961

This document contains technical information of a proprietary nature. It is the property of the Massachusetts Institute of Technology and is loaned to you for your use only. It is not to be distributed outside your organization without the express written approval of the Laboratory (Publications Office).

The work reported in this document was performed at Lincoln Laboratory, a center for research operated by Massachusetts Institute of Technology; this work was supported by the U.S. Advanced Research Projects Agency under Air Force Contract AF19 (604) -7400.

LEXINGTON

MASSACHUSETTS

Unclassified

AD 706868

**This document has been approved for public release and sale;
its distribution is unlimited.**

ABSTRACT

This report describes the scanback subsystem installed at the MIT Arbuckle Neck Site. The machine is capable of storing 1500 points in range, azimuth and elevation, permitting the antenna to be repositioned along a previously traversed path.

**Accepted for the Air Force
Franklin C. Hudson
Chief, Lincoln Laboratory Office**

**This document has been approved for public release and sale,
its distribution is unlimited.**

TABLE OF CONTENTS

I. Introduction	2
A. Requirements	2
B. General Description	2
1. System Operation	2
2. Brief Description of Major Sections of Scanback Equipment	3
a. Data Input Logic	3
b. Memory	3
c. Control	5
d. Arithmetic Unit	5
e. Output Unit	5
II. Basic Circuits and Nomenclature	6
A. Basic Circuits	6
B. Unit Definition and Nomenclature	6
III. Data Input Logic	8
A. General Functions	8
B. Inputs from Primary Recording System	9
C. Input Control Element	9
D. Recirculation Clock Generator and Counter	9
E. Input Shift Register	9
F. Timing Matrix	10
IV. Memory	11
A. General	11
B. Magnetic Drum Specifications	11
C. Channel Selector Switch	13
D. Read-Write Amplifiers	13
E. Read-Write Switch	13
F. Drum Data Format	15
G. Sync and Timing Track	15
H. Record and Playback Modes	17
1. General	17
2. Write Function	17
3. Read Function	17
V. Control	18
A. General	18

B. Block Diagram	18
C. Drum Clock "B" Counter	20
D. Drum Word "W" Counter	20
E. Data Input Word "T" Counter and Comparison Matrix	20
F. Test-Operate Control	21
1. Auto Manual	21
2. Recirculate Push Button	21
G. Channel "C" Counter	23
1. General	23
2. Read-Write Mode	23
3. Scan Limit Switches	24
4. Relay Tree Control	24
5. Manual Up/Down Push Buttons	24
VI. Arithmetic Unit	25
A. General	25
B. Subtractor	25
C. Sign Control	27
D. Arithmetic Control Counter	28
E. Reset Control	28
F. Output Register	28
VII. Output Unit	29
A. General	29
B. Ladder Network	29
VIII. Teletype	31
IX. Calibration Procedures	32
A. Polarity	32
B. Magnitude	32
X. Operational Procedure	34
A. Test Function	34
B. Normal Operation	34
APPENDIX	

LIST OF ILLUSTRATIONS

	<u>Page</u>
Figure 1	Scanback System 1
Figure 2	Scanback System - General Block Diagram 4
Figure 3	Data Input Logic - Block Diagram 7
Figure 4	Functional Block Diagram of Memory 12
Figure 5	Drum Data Format 14
Figure 6	Waveforms 16
Figure 7	Functional Block Diagram of Control Element 19
Figure 8	Functional Block Diagram of Arithmetic Unit 26
Figure 9	Functional Block Diagram of Output Unit 30
Figure 1A	Scanback Input Control Element - Block Diagram 36
Figure 2A	Start Pulse Counter Timing Diagram 37
Figure 3A	Input Shift Pulse Counter Timing Diagram 38
Figure 4A	Recirculation Clock Generator and "G" Counter - Block Diagram 39
Figure 5A	Elevation Input Shift Register 40
Figure 6A	Azimuth Input Shift Register 41
Figure 7A	Range Input Shift Register 42
Figure 8A	Recirculation Bit Sequence 43
Figure 9A	Input Register Matrix 44
Figure 10A	Input Register Reset Matrix 45
Figure 11A	Drum Channel Selector Switch 46
Figure 12A	Magnetic Drum Memory Channel Control 47
Figure 13A	Read Amplifier 48
Figure 14A	Data Write Driver 49
Figure 15A	Manual Read-Write Switch 50
Figure 16A	Timing Track Logic - Block Diagram 51
Figure 17A	Timing Driver - Schematic 52
Figure 18A	Sync and Timing Derivation - Block Diagram 53
Figure 19A	Timing Diagram for Drum Timing and Sync 54
Figure 20A	Read Write Switch Logic - Block Diagram 55
Figure 21A	Timing Diagram Data Read Function 56
Figure 22A	Timing Diagram Read Write Control 57
Figure 23A	Bit Counter - Block Diagram 58
Figure 24A	Timing Diagram of Bit Counter "B" 59
Figure 25A	Word Counter - Block Diagram 60
Figure 26A	Timing Diagram of Word Counter "W" 61
Figure 27A	"T" Control Counter 62
Figure 28A	"T" Counter Up-Down Parallel Control Matrix (B15) 63
Figure 29A	Comparator Matrix (2 cards) 64
Figure 30A	Test Operate and Control Functions - Block Diagram 65
Figure 31A	Channel Counter 66
Figure 32A	Channel Counter Up-Down Parallel Control Matrix 67

	<u>Page</u>
Figure 33A	Timing Diagram of Channel Counter "C" 68
Figure 34A	Scan Limit Switch 69
Figure 35A	Arithmetic Unit 70
Figure 36A	Arithmetic Unit Matrix 71
Figure 37A	Output Register Reset Maximum Error Function 72
Figure 38A	Arithmetic Control Counter and Sign Function Control - Block Diagram 73
Figure 39A	Sign Function Timing Diagram 74
Figure 40A	Output Shift Register 75
Figure 41A	Scanback Digital Analog Converter 76
Figure 42A	OR Buffer Slot B-23 Schematic 77
Figure 43A	ARPA Demodulator Card 78
Figure 44A	Timing Filter Slot A7 Schematic 79
Figure 45A	EF Special Slot B8 Schematic 80
Figure 46A	ARPA N and N' Buffer 81
Figure 47A	One Shot Multivibrator 82
Figure 48A	ARPA Clock Driver 83
Figure 49A	JAMTRAC Flip Flop Schematic 84
Figure 50A	Pulse Shaper Schematic 85
Figure 51A	Zener Buffer Jamtrack Schematic 86
Figure 52A	Bessel Filter Schematic 87
Figure 53A	100 Kc Oscillator Schematic 88
Figure 54A	160 Kc Gated Oscillator (E2) 89
Figure 55A	Card Location 90




Figure 1

Scanback System

I. INTRODUCTION

A. Requirements

One of the requirements of the Reentry Physics Program is to re-examine the track of the reentry body after the body has passed through the atmosphere in order to make observations on any residual ionization. This requirement calls for some means of repositioning the radar antenna through the final stage of the trajectory. The requirements for this repositioning or scanback function are as follows:

1. Points along the trajectory are defined by range, azimuth, and elevation; individual points must be sufficiently close together to permit smooth operation in each of the servo systems.
2. The total delay in switching from the function of tracking the reentry body to the repositioning function must be minimized. This is necessary because of the expected rapid decay of the ionization.
3. The control of such a repositioning function must be such that an operator can examine any portion of the trajectory in which the collected and observed data shall warrant sufficient interest.

The scanback system performs the functions described above with a device capable of storing enough points in azimuth, elevation, and range to accurately control the radar antenna. The significant time of flight occurs between apogee and splash or burnup. Fifteen hundred points collected at the rate of ten per second is sufficient to accurately and smoothly reposition the antenna through this portion of the trajectory. A photograph of the scanback equipment is shown in Figure 1.

B. General Description

1. System Operation

During a firing of a rocket the scanback system receives data from the primary recording system and stores it on a magnetic drum. The data is collected and stored at a rate of 10 points per second where each point contains range, azimuth and elevation information. A block of 150 seconds of the most recent data is stored on the drum. At the end of the active tracking, a command is given to the scanback equipment to reposition the antenna along a selected portion of the stored trajectory. When this command is received, the scanback equipment compares present antenna position data with stored position data and generates a servo error voltage with its sign which directs the antenna to the desired position.

A provision has been made for selecting certain portions of the stored trajectory data. Scan limits can be selected corresponding to a block of any one or more sequential drum channels. This selection is made with two sets of push-button

switches (upper and lower). This corresponds to the earlier and later portion of a recorded trajectory.

The scanback equipment also delivers an output for use by the teletype (TTY) equipment. This output has two modes of operation. One is real time operation in which the primary data is made available to the TTY equipment with only minor buffering functions performed by scanback. The other mode is a non real time operation in which the entire contents of the drum is delivered to the TTY equipment at the rate required. This is called the "Drum Dump" mode and requires about fifty times as long to read out the data as it took to collect it.

Test circuits have been incorporated to enable the drum to be loaded with any configuration of words desired and then to select any word or group of words for constant output signals.


2. Brief Description of Major Sections of Scan back Equipment (Figure 2)

a. Data Input Logic

The primary recording system, described in another report (21G-0006), samples range, azimuth, and elevation shaft encoders at a rate of forty times per second. The data input logic accepts only every fourth data sample, providing the scanback system with words at the rate of ten per second. (A word is defined as forty-eight bits, sixteen each of range, azimuth, and elevation). The shaft position data is received from the primary recording system, high-order bit first. It is necessary to invert the order of bits to low-order bit first for serial subtraction in the scanback arithmetic logic. This inversion is done in the data input logic section.

b. Memory

A magnetic drum memory was chosen as the most efficient storage device for this application. Magnetic tape storage was rejected because of access time; core storage was rejected because of cost. The requirements of the system are such that the read and write function are independent and need not occur simultaneously. The drum capacity is fifteen hundred words arranged in groups of twenty-five words per channel with a total of sixty channels. Data is recorded sequentially starting with word one, channel one, progressing upward to channel 60. Upon completion of word 25, channel 60, the next word is written on channel one, word one, and the process repeated. Each time a word is written on the drum, the new word replaces anything which may have been written previously. In order to collect the last fifteen hundred points between apogee and end of track, the recording may be started anytime before or slightly after $T = 0$ and stopped at end of track. The required information will be recorded on the drum.



SCANBACK SYSTEM
GENERAL BLOCK DIAGRAM
FIGURE 2

c. Control

In the write mode of operation, data from the input logic is written onto the drum. In the read mode, data read from the drum is compared with data from the input logic in the arithmetic unit. The control of scan limits and various other modes of the scanback system operation function through the control logic.

d. Arithmetic Unit

When the write function is stopped and read/write switch is placed in the read position, both present and recorded position data are presented to the arithmetic logic. The present encoder-defined position data is subtracted from the drum data, and the difference represents a position error.

e. Output Unit

The arithmetic unit delivers a binary word corresponding to a position error with sign, to the output unit. A ladder network is used in the output unit to perform a digital to analog conversion. The limits on the error voltage are set by three adjustable regulated power supplies.

II. BASIC CIRCUITS AND NOMENCLATURE

A. Basic Circuits

The following abbreviations for the basic circuits will be used in referring to all subsequent system description and diagrams:

FF	Flip Flop
ZB	Zener Buffer
MV	One Shot Multivibrator
SB	Slicer Buffer
PS	Pulse Shaper
N/N'B	Buffer and Inverter Combination
R/A	Read Amplifier
OSC	Oscillator
BF	Bessel Filter
TF	Timing Filter
MTX	Diode Matrix
CD	Clock Driver

Schematic diagrams of these units are included in the Appendix.

B. Unit Definition and Nomenclature

1. The physical location of a basic unit in the scanback equipment is defined in terms of the subrack (a letter) and its position in the subrack (a number). Thus "C3" represents a unit in the "C" subrack in position 3 counting from left to right.
2. The type of unit is denoted by the abbreviations listed in section A above.
3. Some printed circuit boards have two or more identical units per board. Thus a block diagram may list two flip flops with the same location. The terminal numbers associated with input-output connections in this case indicates which flip flop is referred to.
4. A group of flip flops connected as a counter or shift register is sometimes designated with a single letter to aid in written descriptions. Thus a counter might be called the "K" counter with K_1 , K_2 , K_3 indicating individual flip flops. K_1 would be the least significant bit (LSB). In some cases other individual units are given unique letter designations to aid in referencing.
5. The interconnecting points between block diagrams are indicated by a small rectangle surrounding the unit and terminal designation.
6. A diode matrix is shown on block diagrams as a triangle with a dot ("and" matrix) or a triangle with a plus ("or" matrix).

B-




FIGURE - 3

REQ. NO. SHOP NOTES

FOR	DRAWN P.J. HARRIS	REVISIONS	DATE	BY	APPROVED	DATE	BY	APPROVED
1. UNLESS OTHERWISE SPECIFIED	CHECKED BY C.M. DICKEY	1. TOLERANCES UNLESS OTHERWISE SPECIFIED						
2. TOLERANCE ON DIMENSIONS		2. TOLERANCE ON DIMENSIONS						
3. FRACTIONAL 1/16"		3. FRACTIONAL 1/16"						
4. DECIMAL 1/16"		4. DECIMAL 1/16"						
5. ANGULAR 1/16"		5. ANGULAR 1/16"						
6. BREAK EDGES 1/16" MAX		6. BREAK EDGES 1/16" MAX						
7. 30° CHAMFER EDGES		7. 30° CHAMFER EDGES						
8. 1/8" PITCH TIE RELIEF		8. 1/8" PITCH TIE RELIEF						

LINCOLN LABORATORY
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
LEXINGTON, MASS.

Block Diagram
DATA INPUT LOGIC

FILE CHANGE
21 /

DWG. NO. B-

III. DATA INPUT LOGIC

A. General Functions

The Baldwin encoders in the primary recording system are sampled at the rate of 40/second. However, as the scanback system requires only 10 points a second, the start pulses are counted down to obtain a lower data rate. The primary recording system shifts out data bits with the high order bit first. In order to perform the scanback digital servo function, the desired antenna position must be subtracted from the "present" antenna position. This is accomplished through a serial subtraction which necessitates the inversion of the incoming data bits so that the low order bit will be shifted out first.

Figure 3 is a functional block diagram showing the major elements of the data input logic. The shift and start pulses received from the primary recording system are counted down in the "Input Control Counter" to produce an input Control Timing Signal. This signal allows words at 10 per second to be inserted into the respective 16-stage shift registers. The "Y" flip flop is shown in several other block diagrams and it is shown here for reference. The number of stages in the input control counter can be changed easily, thus permitting a variety of read in rates to the scanback system.

Range, azimuth and elevation signals are received from the primary recording system as a set of serial binary numbers. These signals are buffered and then provide one of the inputs to the 16-stage shift registers.

To re-order the bit sequence of the incoming word, a high-speed clock and counter is provided. This is called the Recirculation Clock Generator and Counter. Each data bit that is received is recirculated in the appropriate shift register to reverse the bit order. At the end of this set of operations the three 16-stage shift registers are connected serially through the shift control matrices to form a 48-bit register containing properly-ordered range, azimuth and elevation numbers.

Three asynchronous timing signals are present in the scanback system - input word timing, high-speed recirculation timing, and drum timing. These are distributed in proper logical order to the input elements by the timing matrix.

A set of toggle switch test registers is provided as another input to the 16-stage shift registers. Any word configuration can be read into the scanback system by appropriate settings of these switch registers to provide for system testing.

During the write (recording) mode of operation the output of the 48-bit shift register is fed to the drum. During the read (playback) mode of operation the output is connected to the arithmetic unit.

B. Inputs from Primary Recording System

1. Start signal. This is a square wave with a period of 25 milliseconds which represents the sampling period of the shaft encoders.

2. Shift pulses. This signal is a train of 23 pulses at an 8.2 Kc frequency which start with the falling edge of the start signal.

3. Azimuth data. This is a logic voltage with the +5 volt level representing "ones" and the -5 volt level representing "zeros". The level changes are in phase with the shift pulses which are used as clock pulses. There is a set of 16 "ones" and "zeros" represented by this signal which defines the instantaneous value of this parameter.

4. Elevation data. Same as azimuth.

5. Range data. Same as azimuth.

C. Input Control Element

The input control element is shown in Figure 1A and consists of two counters and associated phasing elements. A four-stage "S" counter counts shift pulses to define a 16-bit word interval and another four-stage counter counts down the start signal to control the rate at which words are read into the scanback system. At the rate of ten words per second, only two of the stages of this counter are used. Rates of 5 and 2.5 words per second can be obtained by using successive stages of the counter. Timing diagrams in Figures 2A and 3A show the signal relationships in these counters. The principle output of this input control element is the Y_0 flip flop which defines the sixteen shift pulses and indicates that data has been received and properly assembled.

D. Recirculation Clock Generator and Counter

The recirculation clock generator and counter are shown in Figure 4A. The clock generator is a 160 Kc gated oscillator. A four-stage parallel "G" counter gates off the oscillator at count fifteen so that fifteen high-speed shift pulses are produced for each input shift pulse.

E. Input Shift Register

The input shift register is a 48-stage flip flop register which consists of three groups corresponding to elevation, azimuth, and range. (Figures 5A, 6A, 7A) E_{16} through E_1 , and A_{16} through A_1 , and R_{16} through R_1 . Data is read into the register through the reset terminals. There are two modes of operation. In the operate mode the input receives data from the primary recording system. In the Test mode the input receives data from a 48-bit toggle switch register which is described in a later section of this report.

In the Operate mode the input shift register initially is divided into three registers corresponding to elevation, azimuth and range numbers. (Figures 5A, 6A, 7A), and each register is recirculated in order to reverse the bit sequence of the incoming word. Figure 8A shows the general operation of the recirculation function. When the input data has been recirculated and assembled as determined by the Y_0 flip flop, the register inputs and outputs are connected as a single 48-bit shift register by the shift control matrices.

F. Timing Matrix

During the initial "3 register mode" of the input shift register, as determined by Y_0 , the timing matrix admits the high speed shift pulses as the basic clock. After recirculation of the bits has been completed, the timing matrix transfers the drum timing as the shift register clock in accordance with the state of the Y_0 flip flop. Thus the final operation of the shift register is to shift the 48-bit composite word onto the drum in write mode or into the arithmetic unit in the read mode.

IV. MEMORY

A. General


The scanback memory is considered here to consist of the drum, channel selector switch, read-write amplifiers, and read-write switch. The general functions of the memory are as follows: data words from the data input logic are distributed in proper sequence to the drum channels where they are written on the drum surface in a suitable format. Upon command from the control element, the data on the drum are distributed through the channel selector switch to the read amplifier and then to the arithmetic element. In addition to these functions, the memory provides a source of control timing for the system in the form of synchronous sync and clock pulses. A functional block diagram of the memory is shown in Figure 4.

B. Magnetic Drum Specifications

Type:	512A - Bryant Chucking and Grinding Company Computer Products Division Springfield, Vermont
Diameter:	5" (inches)
Length:	12 1/4"
RPM:	3600
Coating:	Ground Magnetic Oxide (.001-.0015)"
Runout:	.0001 T.I.R. Maximum
Mounting:	Vertical
Bit Capacity:	240 tracks, approximately 625,000 bits
Weight:	115 pounds

Read/write heads have 150 turns. However, only 75 turns are used with one side grounded:

i.e.:



One head is used per track since read and write functions do not occur simultaneously.

A-




FIGURE - 4

REQ. No.

DRAWN R.J. HARRIS		LINCOLN LABORATORY	
BY		MASSACHUSETTS INSTITUTE OF TECHNOLOGY	
CHECKED		LEXINGTON, MASS.	
APPROVED		FUNCTIONAL BLOCK DIAGRAM	
BY		of MEMORY	
DATE OCT. 4, 1960		FILE	
SCALE NONE		21	
CHANGES		DWG. No. A-	
DATE		-	
APP'D BY		-	
D'W'N BY		-	
CHANGE LETTER		-	

Note: The head-to-drum gap was pre-set by the manufacturer and under no circumstances should any attempt be made to tamper with the gap settings. If a failure makes it necessary to replace a head, only a person thoroughly familiar with the manufacturer's procedures and tools should attempt to re-adjust the head-to-surface gap.

C. Channel Selector Switch

A sequential recording method is used for its simplicity and flexibility. A set of sixty mercury-wetted relays in a "relay tree" configuration (Figure 11A) allows any channel to be chosen by appropriate control of the relays. This control is easily effected by digital logic techniques, as described in later sections of this report. An expansion of the present drum utilization can be accomplished by adding more heads, relays and associated control logic. The drum has 240 tracks available, of which only 62 are being used.

D. Read-Write Amplifiers

The memory requires three read amplifiers and two write amplifiers. One read and one write amplifier are provided for input data and two read and one write amplifiers are provided for the sync and timing drum channels. The data write amplifier is provided with a gated clock input to provide a drum input signal of the correct shape and size. Figure 13A shows a schematic of the read amplifier and Figure 14A is a schematic of the write amplifier.

E. Read-Write Switch

This switch is a manual 7-pole, two-position switch located in the upper control panel. It is the control for changing from a recording (write) mode to a play-back (read) mode. The following is a list of the switched functions.

<u>Input</u>	<u>Write</u>	<u>Read</u>
1 pole - input timing matrix	Drum timing MV(5B1)	Read logic
2 poles - data input shift register	Write amplifier	Arithmetic unit
1 pole - channel selector switch	Write amplifier	Read amplifier
1 pole - +30V	Write indicator light	Read Indicator
		Scan limit lights
1 pole - Up-down counter matrix	+5V	Up-down control FF
1 pole - Up-down counter matrix	-5V	Up-down control FF

A diagram of the read-write switch is shown in Figure 15A.

F. Drum Data Format

The drum data format is shown in Figure 5. The delay of approximately 3.2 Ms between the sync pulse and the start of the timing pulses provides the necessary time to allow the relay switch to switch drum channels without using any additional delay logic. Data as it is put on and taken off the drum appears as in Figure 6.

G. Sync and Timing Track

A sync pulse and a timing track written on two separate channels provide the basic clock rate of the system. The sync pulse is recorded first; then, using this sync pulse, the proper timing track is recorded. Although in theory this need be done only once, in practice it is necessary to repeat the process in case of accidental channel erasure or other trouble which might cause either or both of these channels to be partially destroyed or damaged. Provision has been made to include permanently into the system the necessary logic needed to write either or both of these channels, at any time. (Sync and timing derivation, block diagram, Fig. 18A)

The method for recording the sync and timing channel is as follows:

Sync Channel: With the drum brought to a complete stop, the sync channel is recorded by simply touching a battery or DC power source briefly across the sync channel head using no more than 120 Ma of current. The drum is then started and brought up to full speed. The output of sync channel read amplifier (A6, Pin 6) must then be examined with an oscilloscope to be sure that only one pulse has been recorded (top line), Figure 6.

If a bad pulse or more than one pulse has been recorded, the channel will require erasing. This can be done by connecting the output of an audio oscillator to the head using about 60 cycles with 120 Ma of output. The amplitude is then slowly decreased to erase the channel, or a magnetic eraser may be used.

Timing Channel: The 100 Kc timing oscillator located at A15 is turned on by a jumper wire from Pin 9 to Pin 10. After a single clean sync pulse has been written onto the drum, the button at unit position 1A is pressed and the timing track is written.

The timing channel logic and timing diagram is shown in Figure 16A. The timing clocks are gated in and are recorded on the timing channel for a part of a drum revolution. Since only 1200 timing bits are required for the 25-words per channel, an eleven-stage counter ($J_0 - J_{10}$) provides the nearest count of 1216 clocks which are recorded. Flip-flops $A_0 - A_4$ gate in the clock




FIGURE 6 - WAVEFORMS

pulses at the count of 320 and closes the gate at count 1536. The 100 Kc timing pulses are fed to the drum recording head through a timing driver. Figure 17A in the Appendix shows the driver schematic.

H. Record and Playback Modes

1. General

The read and write function of scanback is mutually exclusive and is switched by means of a manual switch (Figure 15A). In the write mode the data input is continually stored on the drum. In the read mode the data input register is switched from the drum to arithmetic unit. Figure 20A shows read/write switch logic block diagram.

2. Write Function

In the write mode the write driver (B3) is effectively an extension of the input shift register shifting data onto the drum directly at the 100 Kc shift rate. The proper voltage is substituted for the up-down flip-flop to insure the T counter and C counter count only in the up direction. The 60 relay tree switch is connected to the write driver.

A return to zero (RZ) recording technique is used with a packing density of approximately 1600 bits per channel or 106 bits per inch. A writing frequency of approximately 100 Kc is used.

When data is written on the drum, the write driver samples the data flip flop (located in the data input section). If the data FF is in the "one" state, a two-microsecond wide pulse is gated through the WD to produce a negative pulse of current to the head. The two-microsecond pulse comes from an MV (B5) whose input is timing from the drum.

120 Ma of write current is optimum for writing on drum. Greater current will cause the drum to saturate, reducing the allowable recording frequency and hence the resolution. Head current can be measured approximately by placing a 100-ohm resistor in series with the head and calculating the current by measuring the voltage drop across the resistor using an oscilloscope with a difference amplifier package.

3. Read Function

The drum data is read out through read amplifier into the data flip flop (A27). Timing pulses are delayed to permit sampling near the center of the data as shown in Figure 21A. Timing is properly switched from write to read mode (Figure 22A - Timing Diagram Read/Write Logic.)

V. CONTROL

A. General

The problem is to place the input data word in the right slot on the drum as it rotates. It is first necessary to keep track of word slots on the drum. This is done with two counters which count the words and the separate bit locations on the drum. The second step is to deliver input data words at the proper time to the memory. Data from the primary recording system is arriving and being stored in the input register at the rate of a 48-bit word every 1/10 of a second. During this 1/10 second the drum rotates six times. Another counter keeps track of the incoming data (T counter). When a word is ready for recording, this counter is compared with the counter (W counter) which is keeping track of the position of word slots on the drum. When the numbers match, the next slot in sequence on the drum is under the recording head, and the word is recorded. After twenty-five words have been written on a particular drum channel, it is necessary to switch to a new channel. When a channel is full, a channel counter sends a signal to the relay "tree" which switches to the next available channel.


B. Block Diagram

A functional block diagram of the control element is shown in Figure 7. The "B" counter counts drum timing and delivers an output pulse every 48 bits to define the drum word length. The "W" counter counts the word pulses from the "B" counter and defines the channel length by counting to 25 and then re-setting itself. The "T" counter counts data input word start pulses and thus contains a binary number indicating the number of input data words which have arrived. A comparator matrix connected to the "W" and "T" counters generates a read command when the numbers of the two counters match. This read command determines the proper time for delivering the data word to the drum. Since the "T" counter recycles after 25 words, its output defines the length of the drum channels. A "C" counter counts the drum channels and provides a "relay tree" control function.

The "T" and "C" counters are parallel up-down counters and are both controlled by their associated matrices and an up-down control FF. The "T" matrix causes its counter to recycle after 25 word counts and thus defines a channel length. The "C" matrix causes its counter to recycle after sixty channels have been counted and thus defines the presently available drum storage capacity. In the write mode these counters count up only; however, in the read mode the counters can count in either direction. The direction of counting is determined by the up-down control flip flop. This flip flop is controlled either by the scan limit switches or manual up-down push buttons. There is an upper and a lower scan limit switch which is used to select the channel or set of channels to be read. The control logic is arranged so that upon completion of the channel reading, the sequence of scan will reverse and the same data will be read out in the reverse order. This up-down scanning will

B-

FIGURE 7



REQ. NO.	SHOP NOTES	DESIGNED BY	LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON, MASS.	
	UNLESS OTHERWISE SPECIFIED 1. DIMENSIONS ARE IN INCHES 2. TOLERANCES ON DIMENSIONS FRACTIONAL $\pm 1/64"$ DECIMAL $\pm .005$ 3. BREAK EDGES $1/64"$ MAX 4. SCREW THREADS 30° CHAMFER 1/8" RELIEF 1 1/2 PITCH THR. RELIEF	DRAWN BY		
		CHECKED BY		
		APPROVED BY		
		DATE	OCT 4, 1960	
		SCALE	NONE	
	CHANGES	FILE	CHANGE	DWG. NO.
		21	/	B-

continue until some over-ride command is given. The test-operate control is used to select the kind and mode of data to be fed to the "T" counter.

C. Drum Clock "B" Counter

A six-stage serial counter is used to count the clock pulses from the drum timing track to provide the basic 48-bit word length. Flip flops $B_0 - B_5$ in Figure 23A make up this counter. Since a serial counter using falling edge logic may not be reset to zero without generating spurious carry pulses, it is necessary to reset the counter to all "ones" at the end of count 46. The next timing pulse resets the counter to all "ones" at the end of count 46. The next timing pulse resets the counter to zero which is the first count for the next cycle. Figure 24A shows the timing diagram. Sync also resets the "B" counter to "ones" once per channel. Timing begins 3.2 ms after the sync pulse and ends on timing pulse 1216. The timing diagram, Figure 16A, illustrates how the timing pulses originate and are gated in for only a portion of the drum rotation.

D. Drum Word "W" Counter

A five-stage serial counter ($W_0 - W_4$ in Figure 25A) counts the output of "B" counter. The word counter is reset to all "ones". Figure 26A shows outputs from the word counter. The number in the "W" counter indicates which word in the channel is under the heads. The word and bit counters are in continuous operation as long as the drum rotates.

E. Data Input Word "T" Counter and Comparison Matrix

The counter ($T_0 - T_4$ in Figure 27A) is a five-stage, parallel, up-down counter which counts start pulses from the data input logic. The pulses from the input section are generated after a 48-bit word has been assembled in the input registers and are ready for processing. This pulse, occurring at the rate of one every 1/10 second advances the T counter one up or down depending on the up-down control.

The T counter is reset under the following conditions: When counting up and the count reaches 24, the counter resets to zero; when counting down and the count reaches zero, the counter resets to 24; either at the start of a scanback recording or for test purposes, a push button located on the front panel also resets the counter to zero.

The number in the T counter is compared in the matrix to the number in the W counter; when the counters are identical, a gate is generated which is 48 bits long. When this gate occurs, data is recorded on the drum from the shift register or data is read off the drum for further processing. Thus, the W counter identifies the word slots on the drum; the T counter provides the sequence, up or down.

Since the W counter counts its full cycle six times for one complete cycle of the T counter, an inhibit function at position D31 allows only one word gate out of the comparator matrix for each count of the T counter. Sync' inhibits the comparator to prevent a spurious output during sync reset of the W counter.

When data is being placed on the drum, the T counter counts only up providing a sequence of 1500 words; when data is being taken off the drum, the counter may be set to count either direction depending on the scan limits of trajectory to be examined. The T counter counts up or down along with the channel counter. The direction of counting for both of these counters is determined by the up-down control FF.

The Start/Stop FF located at B32 gates off pulses to the T counter. This shuts off the 48 gate and stops data from being recorded or taken off the drum. Since the T counter is tied to the channel counter, the latter also stops along with the relay tree.

F. Test-Operate Control

The scanback system has a built-in facility for completely testing the machine from the input shift register to the output of the ladder network independent of any external signals. This is accomplished by means of a 48-bit toggle switch register which is used to simulate any desired input word.

In order to use this test function, the Test-Operate switch (on front panel) must be placed in the Test position. In the Test position, the toggle switch register becomes the input source.

On the front panel, under the section labeled Test Function, there are two switches:

1. Auto-Manual (Figure 30A)

In the Auto position a five (5) stage counter is used to count sync pulses. The rate of test writing and reading may be selected by choosing one of these stages as a source pulse input.

The manual position is connected to a push button so that one word, upon command, may be written or read on the drum.

2. Recirculate Push Button (PB)

The purpose of this PB is to disconnect the inhibit gate from the comparator matrix so that the same word from a single channel may be continuously read off the drum. In test operation, a single channel may be selected by means of scan limit switches. The manual PB then may be used to select any given word on a particular channel. The read out of the word can be examined continuously on an oscilloscope.

The up-down switches on the front panel, upper right hand corner, may be used to reverse direction of counting of C counter and T counter at any given time as explained in section on channel counter.

The reset PB resets T counter and C counter to 0. Since there is no way by which a particular channel or word may be directly selected, it is necessary to use the reset PB and/or the up-down switches in conjunction with the scan limit switches to control the C counter and T counter so that when the desired channel is reached by counting up or down, the channel may be examined in detail.

Example: It is desired to examine channel 44 (Octal)* in detail

1. Stop/Start switch in STOP position
2. Test/Operate in TEST position
3. Reset switch pushed - resetting C and T counters
4. Read/Write in READ position
5. Up switch is depressed
6. Upper scan limit switch set 44
7. Auto/Manual switch in AUTO position

Upon pushing start switch, the channel counter will count at some arbitrary fast rate until channel 44 is reached. Since the upper and lower scan limits are set at count 44, upon reaching count 44 the counter will continue to count up-down only within this channel. The auto-manual switch is or is then placed in manual, and the recirculate switch is put in the On position. The manual push button and up-down switches enable examination in detail of said channel up through and including the output shift register.

Caution: In the write position the toggle switch register may be used to write any desired arbitrary words onto the drum register. In the read position, however, the word in the output shift register is the result of Subtraction $A - B$

where A is drum register
B is toggle switch register

This includes a one (1) bit error as a result of omission of end around carry in all cases except one which is explained below.

Note: Indicator lights on front panel indicate only 10 least significant bits and sign which represent inputs to D/A converter

* Scan limit switches and channel counter lights read in octal

In addition, the complimenting function occurs in the ladder network. Therefore, in order to interpret the indicator lights properly, care must be taken to determine the proper word configuration at the output shift register.

The most direct way to read the drum contents is to set the toggle switch register to all ones (1). (This method is used in TTY drum dump provision). Since the input register is complimented at ladder input ($A - B = A + \bar{B}$), the resultant then becomes $A_{\text{drum}} - 0 = \text{Drum contents}$.

G. Channel "C" Counter

1. General

A six-stage, parallel, up-down counter ($C_0 - C_5$, Figure 31A) keeps a count of "25 word carries" from the T counter. When a drum channel has been used up, the "C" counter switches the relay tree (Figure 11A) to the next drum channel. The C counter is reset under the following conditions: when counting up and the count reaches 59, the counter resets to zero; when counting down and the count is zero, the counter resets to 59; a push button on the front panel (the same one that sets the T counter to zero) also resets the "C" counter to zero for test purposes or, if wanted at the start of a scanback operation.

2. Read-Write Mode

When data is being written on the drum, the C counter counts only up, i.e., 0 - 59; in the read mode, the counter counts either up or down and may be set to count between scan limits. The direction of counting is determined by the up/down flip flop at position D2 (Figure 34A); the output of this flip flop is also sent to the U-D matrix of the T counter so that both counters count up or down together. This flip flop is set by either the U-D push button on the front panel which allows an operator to take control immediately of scanning direction; or, the flip flop is set by the upper and lower scan limit switches on the front control panel which feed the matrices in D4 in Figure 34A. The channels to be scanned may be selected in the machine with these switches which are octally coded for convenience. "C" counter indicator lights on the front control panel indicate the drum channel being used. The six lights, being marked off in groups of three, permit easy conversion to octal. For example, if the darkened circles indicate the lights are on, octal channel No. 25 would be in use.

Channel Counter

o	●	o	●	o	●
---	---	---	---	---	---

Numerical Value = 4 2 1 + 4 2 1 Therefore, number = 25

The five T counter lights (the last one on the right is blank) directly above the channel counter lights shows how many words have been used up in the particular channel. When the scanback command is given, the C counter indicator lights indicate the last written channel. This channel becomes the upper limit of scanning and the next higher channel number the lower limit of scanning.

3. Scan Limit Switches

Two scan limit switches are used to set the upper and lower limits of the playback scan. Actually they set the limits on the drum channel to be sampled.

The scan limit switch in Figure 34A consists of two rows of push buttons. The right hand row represents the least significant and the left hand row represents the most significant bit of a two-digit octal number. The octal number (when converted to its decimal equivalent) represents the channel number (1 through 60) selected by the switch. Each row has eight push buttons numbered 0 through 7.

In the write mode the drum channels one through sixty are filled in sequence. After the sixtieth channel is full, the relay tree is switched back to channel one, and the writing continues with the previous data in channel one being erased as the new data is written. Thus there is a block of 150 seconds of past data on the drum. This block of data may not be in exact channel sequence. For example, if the writing mode is terminated, on channel 15, then channel 16 represents the earliest data and channel 15 the latest data. In this case, if it is desired to scan over the entire recorded data interval, it is necessary to set the upper scan limit switch on channel 15 and the lower scan limit switch on 16. It should be remembered that the channel selector switch is arranged in octal numbers. For example, channel 60 (decimal) would be selected by inserting the number 74 (octal) into the scan selector switch. Numbers higher than 74 (octal) have no meaning since the maximum number of channels is 60 (decimal).

4. Relay Tree Control

The relay tree control is a bank of sixty relays so connected that there are sixty separate paths available to the memory drum. These relays are controlled through sixty relay drivers which are connected to the "C" counter; thus for every one of sixty counts of the channel counter, there is a different path and head available. Figure 11A shows a schematic of the relay tree, and drivers; Figure 12A shows the location of the relays.

5. Manual Up/Down Push Buttons

The manual U/D push buttons control the U/D flip flop in addition to the control matrix. The buttons permit an operator to examine only part of a channel. For example, if it were desired to look at the data running from the middle of channel 23 to the middle of channel 24, he would "ride" the buttons to cause the machine to count up and down between the desired limits.

VI. ARITHMETIC UNIT

A. General

The function of the arithmetic unit is to determine the difference between the present antenna position, represented by the contents of the input register, and the new desired position, represented by the contents of the drum. This difference represents the error signal which then drives the antenna servo. This entire closed loop may be regarded as a digital servo system.

A functional block diagram is shown in Figure 8. The input data and drum data are fed to the subtractor which is a diode matrix. A carry "K" flip flop is used as an integral part of the subtraction function. The output of the subtractor is a binary number which represents the difference between the two input numbers and is connected to the output register. The output register is a 47 flip flop shift register which contains the composite 48 bit word representing the range, azimuth, and elevation error numbers. (The 48th bit is stored in the adder). The arithmetic control counter is a five-stage counter and matrix used to define the 16 bit words. This is needed, since the desired operation is to determine the difference between 16 bit words; not 48 bit words. The sign control unit contains a matrix and phasing flip flop to deliver a signal to the output which indicates the direction of the error.

B. Subtractor

This unit is actually a simple serial adder which performs subtraction by the "ones" complement method (Figure 35A). It can be shown that a subtraction can be performed by adding the complement of the number being subtracted. Thus $A - B = A + \bar{B}$, where A is the magnetic drum data and B is the input register data. \bar{B} is obtained by reversing the input of the B register flip flop to the adder. If A is greater than B, there is a final end-around carry which has been ignored in this design for simplicity. The result of this is a one-bit error equal to one part in one thousand which is too small to be resolved by the servo system. The following example shows the principle of operation.

Assume a number $A = 1100101101011100$ and $B = 0110111001011001$

Connections to adder matrix

- $a = A$
- $b = \bar{B}$ (input register output is reversed at matrix (Figure 35A))
- $c_1 =$ carry from previous addition
- $c_2 =$ carry from present addition
- $S =$ sum




FIGURE 8 - FUNCTIONAL BLOCK DIAGRAM OF
ARITHMETIC UNIT

Logic equations for matrix

$$S = a'b'c_1 + a'bc_1' + ab'c_1' + abc_1$$

$$c_2 = a^1bc_1 + ab^1c_1 + ab$$

<u>MSB</u>	<u>LSB</u>	
a = 1100101101011100		= 52060 Drum
b = 1001000110100110		= 28249 Input
<hr/>		
c = 1000001111111100		
S = 10101110100000010		= +23810 Difference

The final carry in the sum (17th bit) indicates the sign of the error. If it is one, the difference is positive and if zero, the difference is negative. Another rule which applies to the above method of subtraction is that when A is less than B, the answer is negative and must be complemented to obtain the correct difference. This is accomplished in the digital to analog converter in the output unit.

C. Sign Control

The output of the adder must indicate the direction (sign) as well as the magnitude of the difference number. This is required to properly direct the antenna motion. The sign is generated in accordance with the following criteria.

1. If A is greater than B, the sign is plus and the end around carry = 1.
2. If A is less than B, the sign is negative and the end around carry = 0.

At the proper time the carry flip flop is sampled and the range, elevation and azimuth sign flip flops are set to a zero for a positive sign and a one for a negative sign.

In the azimuth plane, it is necessary to provide instructions which would enable the antenna to seek the shortest path. In particular, if the two points being subtracted from one another happen to be on either side of north, it is obvious that the subtracted difference would be a large error. This would tend to cause the antenna ordinarily to swing through nearly 360° . The same would be true of any situation in which the error was greater than a hundred and eighty degrees. The solution

is to fully complement the number including the sign so that the antenna will select the shortest way to go between the two points. (See Figure 37A - R, Az, El Reset Mtx).

A sign relay performs the function of complementing whenever necessary (i.e., negative numbers, values greater than 180°), by floating the power supply that produces the voltage source of ladder network and grounding either side as a function of sign relay.

D. Arithmetic Control Counter

This is a five-stage counter and matrix which has two functions. One is to define the 16-bit words, and the other is to provide timing signals for the sign function control (Figure 38A).

E. Reset Control

A maximum limit on the error signal is set by a matrix connected to the output register. Thus, if any of the six most significant bits of an error word is a "one" or a zero, the entire word is reset to all "ones" or "zeros" depending on the sign function. The digital to analog converter (ladder network) senses only the 10 least significant bits and thus receives a maximum error if any of the other bits is a one. The matrix is shown in Figure 37A. In addition to the above function, the azimuth reset matrix provides for the "shortest path function" mentioned in Section C above.

F. Output Register

The output register is a 48-bit serial shift register containing 47 flip flops. The 48th bit is considered to be the contents of the adder output at the time of sampling. The three error signals (range, azimuth and elevation) are defined by the sign function control and arithmetic control counter. Figure 40A is a block diagram of the output register.

VII. OUTPUT UNIT

A. General

The purpose of the output unit is to change the contents of the arithmetic unit to a form suitable for use by the antenna and range tracking servo systems. To do this, a digital to analog conversion is performed. Figure 9 is a functional block diagram.

B. Ladder Network

The ladder network's function is to perform the necessary digital analog conversion and to provide the DC voltage necessary to control the azimuth, range, and elevation servos. Although the total sixteen bit difference is sampled, the ladder is only connected to the least significant ten bits. This provides an accuracy of one part in a thousand and is greater than the accuracy that can be expected from the servo system. The ladder network is a constant impedance relay control resistance network. (Figure 41A) Because the output of the output register flip flops are only used to switch relays, it is possible to use any calibrated voltage depending upon the need of the particular servo system. Each of the three ladder networks has a variable regulated power supply from 0 to 18 volts DC. The three individual supplies make it possible to calibrate each of the servos independently such that a one-for-one correspondence will exist between the original trajectory and the reposition trajectory.




FIGURE 9 - FUNCTIONAL BLOCK DIAGRAM OF
OUTPUT UNIT

VIII. TELETYPE

When the TTY is being used to transmit real time data, the scanback must be turned on to provide power to the buffers. Provision has been made to enable the teletype logic to sample the drum contents and transmit the contents to some remote position such as Lincoln Laboratory. (See Group Report 21G-0007 "Real Time Clock and TTY Data Transmitter for Reentry Physics Program") The TTY operates at a very slow rate; therefore, the scanback read rate is under control of TTY logic. The following procedure to "dump drum" must be observed:

1. Test/Operate in TEST position
2. Auto/Manual in Manual position
3. Scanback/TTY switch (Figure 30A, B7) in TTY position. (This is source of input Read Command from TTY)
4. Toggle Switch register set to all ones (1).
5. Start

The interconnections between TTY and scanback are as follows:

TTY/Scanback Switch - read command (Figure 30A)

48 leads from Output Shift register for parallel sample (Figure 40A, E8-E32)

T_{48} gate (Figure 27A, B20). The falling edge of this gate indicates the word has been completely shifted into output shift register.

IX. CALIBRATION PROCEDURES

Before proceeding with the calibration, it is necessary to place the control of the antenna in the scanback mode of operation. This is done at the antenna control console. (Three bipolar error voltages, range, azimuth, elevation from the scanback equipment are sent to the antenna control console.)

Each of the three servo systems are calibrated as independent units in polarity and magnitude.

A. Polarity

(A complete description of a single servo such as elevation will be described; the method for the other two is identical).

1. The brake is applied to azimuth control and range may be disconnected from scanback.
2. The antenna is at a full stop and the encoder elevation position is written onto the drum 50 or 75 times. (The exact number does not matter; however, 50 words or two full channels should be the minimum).
3. The antenna is then moved off the fixed position approximately 5° . Antenna control is then given to scanback which should bring the antenna back to the previous fixed position. Should the antenna move in the wrong direction, the polarity of the voltage to the ladder network at the scanback equipment should be reversed. This process is repeated for both the range and azimuth servo units.

B. Magnitude

A completely suitable test for calibration of the scanback error voltage has not been developed. Two types of tests have been used but each has limitations. The primary value of such a test is to adjust the power supplies for the ladder network so that an optimum re-positioning of the antenna and range gate occurs. There is a compromise involved, since a setting for minimum lag gives rise to over-shoot problems. A setting in the other direction creates a lag condition when high accelerations occur. The two tests are listed below:

1. The calibration for each individual servo consists of moving range, azimuth or elevation through some arbitrary path in which the reversal points are noted (i.e., an example in range would be to move from 50 NM to 75 NM back to 30 NM and stop.) Scanback is then given control and the path should continuously be retraced. The power supplies that provide voltages for the ladder network should be adjusted until there is a close correspondence between the original path and the scanback control repositioning function. The plotting board is used to indicate proper repositioning. Of course, this method is very limited in accuracy, but can be used to indicate a gross calibration.

2. The test for accurate scanback calibration is as follows: The antenna shall be moved, using the optical director, through some arbitrary trajectory. Coincidentally, the range operator shall move the range gate in and out in some arbitrary manner. The scanback system shall record this trajectory and at the same time the primary recording system shall make a magnetic tape of the trajectory. This trajectory should be no greater than two (2) minutes. The scanback will then take control and reposition the range gate and antenna. The repositioned trajectory will also be recorded on tape. It is important to mark the exact time at which the scanback mode changed from record to playback. This tape will then be processed by the 7090 computer and plots of the original and repositioned trajectories will be compared for accuracy. The results of this analysis should indicate if additional calibration is necessary and particular points of error noted and corrected. This test is capable of providing an accurate measure of scanback performance but is very time consuming and laborious.

X. OPERATIONAL PROCEDURE

A. Test Function

Much of the scanback circuitry may be tested by the following method:

1. Press Start-Stop to indicate stop
2. Place the Read-Write switch in the Write
3. Press the Operate-Test to indicate Test

In the Test position the Auto-Manual switch becomes active. The Auto position is the one usually used.

4. Reset Channel Counter (button marked reset)
5. Set up a known test pattern consisting of range, azimuth and elevation words on the switch bank
6. Start recording by pressing Start-Stop button to indicate start. Write several channels of the test data on the drum (15-25 seconds). When this has been done, press stop. (The bit, word, and channel counters will automatically count up)
7. Place Read-Write switch in the Read position
8. Leave Operate-Test switch in Test. Put scanback TTY switch in proper position (Sec V111)
9. Select channel limit if desired. The counter will then scan channels as determined by limit switches.
10. Reset channel counter or press down
11. Place all switches in switch bank in their "1" position (Up). This will make the display read out the same words that were recorded. Or set of different words can be set up on the switches for comparison with those previously recorded. The magnitude of error can then be read on neon lights connected to the output register.
12. Press Start-Stop button to indicate start and observe results.

B. Normal Operation

1. Set switches in the following positions: Stop, Write, Operate (In the Operate mode the auto manual switch becomes inactive in write channel - limit switches are inactive)

2. Encoders turned on
3. Press Start record several channels with antenna moving in all parameters
4. Press down switch
5. Make sure TTY scanback switch is in scanback position
6. Switch from Write to Read and immediately have an operator switch antenna console for scanback operation. When this is done antenna positions previously recorded on the drum will be compared with present antenna position and will provide an error voltage to reposition the antenna.
7. Set scan limits if desired. Error voltage power supplies should be calibrated. This is covered in another section.

XI. ACKNOWLEDGEMENT

Assistance in preparation of this report was given by P. J. Harris, K. H. Morey, and E. E. Schowengerdt, Jr.




FIGURE-1A

[illegible]




FIGURE 2A - START PULSE COUNTER TIMING DIAGRAM





FIGURE 3A - INPUT SHIFT PULSE COUNTER TIMING DIAGRAM

[illegible]

D-13364




FIGURE-5A

DATE: 1/20/58		DRAWN: J. J. JONES	
CHECKED: J. J. JONES		APPROVED: J. J. JONES	
LINCOLN LABORATORY MANUFACTURING DEPARTMENT LINCOLN, MASS.			
ELEVATION INPUT SHIFT REGISTER			
PART: 4-375-0		REV: 1	
BY: J. J. JONES		DATE: 1/20/58	

217 D-13364-

A B C D E F G H I J K L M N P Q ← Start (Input Data Sequence)																Typical 16 Bit Shift Register	
← 12.5 μ sec →	A	B	C	D	E	F	G	H	I	J	K	L	M	N	P	Q	Normal bit sequence (no bit reversal)
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	At Start
	Q	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	First Data Bit Arrives
	0	Q	0	0	0	0	0	0	0	0	0	0	0	0	0	0	First High Speed Shift
	0	0	Q	0	0	0	0	0	0	0	0	0	0	0	0	0	Second High Speed Shift
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Fourteenth High Speed Shift
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Q	Fifteenth High Speed Shift
	P	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Q	Second Data Bit Arrives
	Q	P	0	0	0	0	0	0	0	0	0	0	0	0	0	0	First High Speed Shift
	0	Q	P	0	0	0	0	0	0	0	0	0	0	0	0	0	Second High Speed Shift
	0	0	Q	P	0	0	0	0	0	0	0	0	0	0	0	0	Third High Speed Shift
	0	0	0	0	0	0	0	0	0	0	0	0	0	Q	P	0	Fourteenth High Speed Shift
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Q	P	Fifteenth High Speed Shift
	N	0	0	0	0	0	0	0	0	0	0	0	0	0	Q	P	Third Data Bit Arrives
	P	N	0	0	0	0	0	0	0	0	0	0	0	0	0	Q	First High Speed Shift
	Q	P	N	0	0	0	0	0	0	0	0	0	0	0	0	0	Second High Speed Shift
	0	0	0	0	0	0	0	0	0	0	0	0	Q	P	N	0	Fourteenth High Speed Shift
	0	0	0	0	0	0	0	0	0	0	0	0	0	Q	P	N	Fifteenth High Speed Shift
B 0 Q P N M L K J I H G F E D C																Fifteenth Data Bit Arrives	
C B 0 Q P N M L K J I H G F E D																First High Speed Shift	
D C B 0 Q P N M L K J I H G F E																Second High Speed Shift	
E D C B 0 Q P N M L K J I H G F																Third High Speed Shift	
Q P N M L K J I H G F E D C B 0																Fourteenth High Speed Shift	
0 Q P N M L K J I H G F E D C B																Fifteenth High Speed Shift	
A Q P N M L K J I H G F E D C B																Sixteenth Data Bit Arrives	
B A Q P N M L K J I H G F E D C																First High Speed Shift	
C B A Q P N M L K J I H G F E D																Second High Speed Shift	
D C B A Q P N M L K J I H G F E																Third High Speed Shift	
E D C B A Q P N M L K J I H G F																Fourth High Speed Shift	
F E D C B A Q P N M L K J I H G																Fifth High Speed Shift	
G F E D C B A Q P N M L K J I H																Sixth High Speed Shift	
H G F E D C B A Q P N M L K J I																Seventh High Speed Shift	
I H G F E D C B A Q P N M L K J																Eighth High Speed Shift	
J I H G F E D C B A Q P N M L K																Ninth High Speed Shift	
K J I H G F E D C B A Q P N M L																Tenth High Speed Shift	
L K J I H G F E D C B A Q P N M																Eleventh High Speed Shift	
M L K J I H G F E D C B A Q P N																Twelfth High Speed Shift	
N M L K J I H G F E D C B A Q P																Thirteenth High Speed Shift	
P N M L K J I H G F E D C B A Q																Fourteenth High Speed Shift	
Q P N M L K J I H G F E D C B A																Fifteenth High Speed Shift	

Figure 8A - Recirculation Bit Sequence

ALL DIODES - S347 G




FIGURE 9A - INPUT REGISTER MATRIX C1




FIGURE 10A - INPUT REGISTER RESET MATRIX C3





FIGURE- 11A

BACK



LEFT

RIGHT


FRONT

FIGURE - 12 A

C-13352

LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON, MASS.		CHANGES	
DATE	BY	DATE	BY
1/24/52	W. H. HARRIS		
APPROVED FOR RELEASE		APPROVED FOR RELEASE	
DATE		DATE	
1/24/52		1/24/52	
FILE		FILE	
C-13352		C-13352	

RECD. No. 12035
 SHIP NOTES
 1. INFORMATION IS TO BE
 2. INFORMATION IS TO BE
 3. INFORMATION IS TO BE
 4. INFORMATION IS TO BE
 5. INFORMATION IS TO BE
 6. INFORMATION IS TO BE
 7. INFORMATION IS TO BE
 8. INFORMATION IS TO BE
 9. INFORMATION IS TO BE
 10. INFORMATION IS TO BE



2 CMT. PER BOARD

ONE CAT. MAX 8 MAX C

FIGURE 13A

[illegible]

۱۴۰۲





FIGURE 14 A

REQ NO. 1176	SHOP NOTES	(Name) Lincoln Laboratory Massachusetts Institute of Technology Lexington Mass	DATE	(Name) K. M. MEYER	DATE
	1. <u>REWORKED</u> 2. <u>REWORKED</u> 3. <u>REWORKED</u> 4. <u>REWORKED</u> 5. <u>REWORKED</u> 6. <u>REWORKED</u> 7. <u>REWORKED</u> 8. <u>REWORKED</u> 9. <u>REWORKED</u> 10. <u>REWORKED</u> 11. <u>REWORKED</u> 12. <u>REWORKED</u> 13. <u>REWORKED</u> 14. <u>REWORKED</u> 15. <u>REWORKED</u> 16. <u>REWORKED</u> 17. <u>REWORKED</u> 18. <u>REWORKED</u> 19. <u>REWORKED</u> 20. <u>REWORKED</u> 21. <u>REWORKED</u> 22. <u>REWORKED</u> 23. <u>REWORKED</u> 24. <u>REWORKED</u> 25. <u>REWORKED</u> 26. <u>REWORKED</u> 27. <u>REWORKED</u> 28. <u>REWORKED</u> 29. <u>REWORKED</u> 30. <u>REWORKED</u> 31. <u>REWORKED</u> 32. <u>REWORKED</u> 33. <u>REWORKED</u> 34. <u>REWORKED</u> 35. <u>REWORKED</u> 36. <u>REWORKED</u> 37. <u>REWORKED</u> 38. <u>REWORKED</u> 39. <u>REWORKED</u> 40. <u>REWORKED</u> 41. <u>REWORKED</u> 42. <u>REWORKED</u> 43. <u>REWORKED</u> 44. <u>REWORKED</u> 45. <u>REWORKED</u> 46. <u>REWORKED</u> 47. <u>REWORKED</u> 48. <u>REWORKED</u> 49. <u>REWORKED</u> 50. <u>REWORKED</u> 51. <u>REWORKED</u> 52. <u>REWORKED</u> 53. <u>REWORKED</u> 54. <u>REWORKED</u> 55. <u>REWORKED</u> 56. <u>REWORKED</u> 57. <u>REWORKED</u> 58. <u>REWORKED</u> 59. <u>REWORKED</u> 60. <u>REWORKED</u> 61. <u>REWORKED</u> 62. <u>REWORKED</u> 63. <u>REWORKED</u> 64. <u>REWORKED</u> 65. <u>REWORKED</u> 66. <u>REWORKED</u> 67. <u>REWORKED</u> 68. <u>REWORKED</u> 69. <u>REWORKED</u> 70. <u>REWORKED</u> 71. <u>REWORKED</u> 72. <u>REWORKED</u> 73. <u>REWORKED</u> 74. <u>REWORKED</u> 75. <u>REWORKED</u> 76. <u>REWORKED</u> 77. <u>REWORKED</u> 78. <u>REWORKED</u> 79. <u>REWORKED</u> 80. <u>REWORKED</u> 81. <u>REWORKED</u> 82. <u>REWORKED</u> 83. <u>REWORKED</u> 84. <u>REWORKED</u> 85. <u>REWORKED</u> 86. <u>REWORKED</u> 87. <u>REWORKED</u> 88. <u>REWORKED</u> 89. <u>REWORKED</u> 90. <u>REWORKED</u> 91. <u>REWORKED</u> 92. <u>REWORKED</u> 93. <u>REWORKED</u> 94. <u>REWORKED</u> 95. <u>REWORKED</u> 96. <u>REWORKED</u> 97. <u>REWORKED</u> 98. <u>REWORKED</u> 99. <u>REWORKED</u> 100. <u>REWORKED</u>				
		DATA WHITE DRIVER			
		FILE NO. C-12922			
		DATE 1-20-60			
		SCALE			

C-13371



LEGEND:
 R = READ
 W = WRITE
 Y = YELLOW WIRE
 G = GREEN WIRE
 R = RED WIRE

FIGURE - 15 A

REVISION		DATE		BY		CHECKED		APPROVED		SCALE	
1											
LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON, MASS. ANALOG READ-WRITE SWITCH.											
FILE NO. C-13371- DRAWING NO. C-13371- SCALE 1:1											

REVISION		DATE		BY		CHECKED		APPROVED		SCALE	
1											
LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON, MASS. ANALOG READ-WRITE SWITCH.											
FILE NO. C-13371- DRAWING NO. C-13371- SCALE 1:1											




FIGURE- 16A

DATE	TIME	DATE	TIME	DATE	TIME	DATE	TIME
11/27/82	11:27	11/27/82	11:27	11/27/82	11:27	11/27/82	11:27
NAME LINDA L. LAMBERT MANUFACTURING INSTITUTE OF TECHNOLOGY LAMBERTON, MAINE				TIMING TRACE LOGIC BLOCK DIAGRAM			
ADDRESS 211				PHONE D-12952-			




FIGURE - 19A TIMING DIAGRAM FOR DRUM TIMING & SYNC




FIGURE - 20A

REQ NO. 11775		CHANGES	
REV.	DATE	BY	CHK.
1	10-1-58	K. ADNEY	
SHOP NOTES 1. PREPARE FOR TESTING 2. PREPARE FOR TESTING 3. PREPARE FOR TESTING 4. PREPARE FOR TESTING 5. PREPARE FOR TESTING 6. PREPARE FOR TESTING 7. PREPARE FOR TESTING 8. PREPARE FOR TESTING 9. PREPARE FOR TESTING 10. PREPARE FOR TESTING 11. PREPARE FOR TESTING 12. PREPARE FOR TESTING 13. PREPARE FOR TESTING 14. PREPARE FOR TESTING 15. PREPARE FOR TESTING 16. PREPARE FOR TESTING 17. PREPARE FOR TESTING 18. PREPARE FOR TESTING 19. PREPARE FOR TESTING 20. PREPARE FOR TESTING 21. PREPARE FOR TESTING 22. PREPARE FOR TESTING 23. PREPARE FOR TESTING 24. PREPARE FOR TESTING 25. PREPARE FOR TESTING 26. PREPARE FOR TESTING 27. PREPARE FOR TESTING 28. PREPARE FOR TESTING 29. PREPARE FOR TESTING 30. PREPARE FOR TESTING 31. PREPARE FOR TESTING 32. PREPARE FOR TESTING 33. PREPARE FOR TESTING 34. PREPARE FOR TESTING 35. PREPARE FOR TESTING 36. PREPARE FOR TESTING 37. PREPARE FOR TESTING 38. PREPARE FOR TESTING 39. PREPARE FOR TESTING 40. PREPARE FOR TESTING 41. PREPARE FOR TESTING 42. PREPARE FOR TESTING 43. PREPARE FOR TESTING 44. PREPARE FOR TESTING 45. PREPARE FOR TESTING 46. PREPARE FOR TESTING 47. PREPARE FOR TESTING 48. PREPARE FOR TESTING 49. PREPARE FOR TESTING 50. PREPARE FOR TESTING 51. PREPARE FOR TESTING 52. PREPARE FOR TESTING 53. PREPARE FOR TESTING 54. PREPARE FOR TESTING 55. PREPARE FOR TESTING 56. PREPARE FOR TESTING 57. PREPARE FOR TESTING 58. PREPARE FOR TESTING 59. PREPARE FOR TESTING 60. PREPARE FOR TESTING 61. PREPARE FOR TESTING 62. PREPARE FOR TESTING 63. PREPARE FOR TESTING 64. PREPARE FOR TESTING 65. PREPARE FOR TESTING 66. PREPARE FOR TESTING 67. PREPARE FOR TESTING 68. PREPARE FOR TESTING 69. PREPARE FOR TESTING 70. PREPARE FOR TESTING 71. PREPARE FOR TESTING 72. PREPARE FOR TESTING 73. PREPARE FOR TESTING 74. PREPARE FOR TESTING 75. PREPARE FOR TESTING 76. PREPARE FOR TESTING 77. PREPARE FOR TESTING 78. PREPARE FOR TESTING 79. PREPARE FOR TESTING 80. PREPARE FOR TESTING 81. PREPARE FOR TESTING 82. PREPARE FOR TESTING 83. PREPARE FOR TESTING 84. PREPARE FOR TESTING 85. PREPARE FOR TESTING 86. PREPARE FOR TESTING 87. PREPARE FOR TESTING 88. PREPARE FOR TESTING 89. PREPARE FOR TESTING 90. PREPARE FOR TESTING 91. PREPARE FOR TESTING 92. PREPARE FOR TESTING 93. PREPARE FOR TESTING 94. PREPARE FOR TESTING 95. PREPARE FOR TESTING 96. PREPARE FOR TESTING 97. PREPARE FOR TESTING 98. PREPARE FOR TESTING 99. PREPARE FOR TESTING 100. PREPARE FOR TESTING			
LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON, MASS. READ WRITE SWITCH LOGIC BLOCK DIAGRAM FILE NO. C-12948 - 21			




FIGURE - 21 A TIMING DIAGRAM DATA READ FUNCTION

K. Morey




FIGURE 22A - TIMING DIAGRAM READ - WRITE CONTROL




FIGURE- 23 A

[illegible]




FIGURE 24 A- TIMING DIAGRAM OF BIT COUNTER "B"




FIGURE 26A- TIMING DIAGRAM OF WORD COUNTER "W"




FIGURE 29A-COMPARATOR MTX
(2 CARDS)

TO LIMIT SWITCHES




FIGURE 31 A

REQ. NO.	11749	SHOP NOTES	DATE	BY	CHKD.	DATE	BY	CHKD.	DATE	BY	CHKD.
1		REVISIONS AND REVISIONS									
2		REVISIONS AND REVISIONS									
3		REVISIONS AND REVISIONS									
4		REVISIONS AND REVISIONS									
5		REVISIONS AND REVISIONS									
6		REVISIONS AND REVISIONS									
7		REVISIONS AND REVISIONS									
8		REVISIONS AND REVISIONS									
9		REVISIONS AND REVISIONS									
10		REVISIONS AND REVISIONS									
11		REVISIONS AND REVISIONS									
12		REVISIONS AND REVISIONS									
13		REVISIONS AND REVISIONS									
14		REVISIONS AND REVISIONS									
15		REVISIONS AND REVISIONS									
16		REVISIONS AND REVISIONS									
17		REVISIONS AND REVISIONS									
18		REVISIONS AND REVISIONS									
19		REVISIONS AND REVISIONS									
20		REVISIONS AND REVISIONS									
21		REVISIONS AND REVISIONS									
22		REVISIONS AND REVISIONS									
23		REVISIONS AND REVISIONS									
24		REVISIONS AND REVISIONS									
25		REVISIONS AND REVISIONS									
26		REVISIONS AND REVISIONS									
27		REVISIONS AND REVISIONS									
28		REVISIONS AND REVISIONS									
29		REVISIONS AND REVISIONS									
30		REVISIONS AND REVISIONS									
31		REVISIONS AND REVISIONS									
32		REVISIONS AND REVISIONS									
33		REVISIONS AND REVISIONS									
34		REVISIONS AND REVISIONS									
35		REVISIONS AND REVISIONS									
36		REVISIONS AND REVISIONS									
37		REVISIONS AND REVISIONS									
38		REVISIONS AND REVISIONS									
39		REVISIONS AND REVISIONS									
40		REVISIONS AND REVISIONS									
41		REVISIONS AND REVISIONS									
42		REVISIONS AND REVISIONS									
43		REVISIONS AND REVISIONS									
44		REVISIONS AND REVISIONS									
45		REVISIONS AND REVISIONS									
46		REVISIONS AND REVISIONS									
47		REVISIONS AND REVISIONS									
48		REVISIONS AND REVISIONS									
49		REVISIONS AND REVISIONS									
50		REVISIONS AND REVISIONS									
51		REVISIONS AND REVISIONS									
52		REVISIONS AND REVISIONS									
53		REVISIONS AND REVISIONS									
54		REVISIONS AND REVISIONS									
55		REVISIONS AND REVISIONS									
56		REVISIONS AND REVISIONS									
57		REVISIONS AND REVISIONS									
58		REVISIONS AND REVISIONS									
59		REVISIONS AND REVISIONS									
60		REVISIONS AND REVISIONS									
61		REVISIONS AND REVISIONS									
62		REVISIONS AND REVISIONS									
63		REVISIONS AND REVISIONS									
64		REVISIONS AND REVISIONS									
65		REVISIONS AND REVISIONS									
66		REVISIONS AND REVISIONS									
67		REVISIONS AND REVISIONS									
68		REVISIONS AND REVISIONS									
69		REVISIONS AND REVISIONS									
70		REVISIONS AND REVISIONS									
71		REVISIONS AND REVISIONS									
72		REVISIONS AND REVISIONS									
73		REVISIONS AND REVISIONS									
74		REVISIONS AND REVISIONS									
75		REVISIONS AND REVISIONS									
76		REVISIONS AND REVISIONS									
77		REVISIONS AND REVISIONS									
78		REVISIONS AND REVISIONS									
79		REVISIONS AND REVISIONS									
80		REVISIONS AND REVISIONS									
81		REVISIONS AND REVISIONS									
82		REVISIONS AND REVISIONS									
83		REVISIONS AND REVISIONS									
84		REVISIONS AND REVISIONS									
85		REVISIONS AND REVISIONS									
86		REVISIONS AND REVISIONS									
87		REVISIONS AND REVISIONS									
88		REVISIONS AND REVISIONS									
89		REVISIONS AND REVISIONS									
90		REVISIONS AND REVISIONS									
91		REVISIONS AND REVISIONS									
92		REVISIONS AND REVISIONS									
93		REVISIONS AND REVISIONS									
94		REVISIONS AND REVISIONS									
95		REVISIONS AND REVISIONS									
96		REVISIONS AND REVISIONS									
97		REVISIONS AND REVISIONS									
98		REVISIONS AND REVISIONS									
99		REVISIONS AND REVISIONS									
100		REVISIONS AND REVISIONS									

FILE	CHANGE	DATE	BY	CHKD.	DATE	BY	CHKD.	DATE	BY	CHKD.
21	1									

REQ. NO.	11749	SHOP NOTES	DATE	BY	CHKD.	DATE	BY	CHKD.	DATE	BY	CHKD.
1		REVISIONS AND REVISIONS									
2		REVISIONS AND REVISIONS									
3		REVISIONS AND REVISIONS									
4		REVISIONS AND REVISIONS									
5		REVISIONS AND REVISIONS									
6		REVISIONS AND REVISIONS									
7		REVISIONS AND REVISIONS									
8		REVISIONS AND REVISIONS									
9		REVISIONS AND REVISIONS									
10		REVISIONS AND REVISIONS									
11		REVISIONS AND REVISIONS									
12		REVISIONS AND REVISIONS									
13		REVISIONS AND REVISIONS									
14		REVISIONS AND REVISIONS									
15		REVISIONS AND REVISIONS									
16		REVISIONS AND REVISIONS									
17		REVISIONS AND REVISIONS									
18		REVISIONS AND REVISIONS									
19		REVISIONS AND REVISIONS									
20		REVISIONS AND REVISIONS									
21		REVISIONS AND REVISIONS									
22		REVISIONS AND REVISIONS									
23		REVISIONS AND REVISIONS									
24		REVISIONS AND REVISIONS									
25		REVISIONS AND REVISIONS									
26		REVISIONS AND REVISIONS									
27		REVISIONS AND REVISIONS									
28		REVISIONS AND REVISIONS									
29		REVISIONS AND REVISIONS									
30		REVISIONS AND REVISIONS									
31		REVISIONS AND REVISIONS									
32		REVISIONS AND REVISIONS									
33		REVISIONS AND REVISIONS									
34		REVISIONS AND REVISIONS									
35		REVISIONS AND REVISIONS									
36		REVISIONS AND REVISIONS									
37		REVISIONS AND REVISIONS									
38		REVISIONS AND REVISIONS									
39		REVISIONS AND REVISIONS									
40		REVISIONS AND REVISIONS									
41		REVISIONS AND REVISIONS									
42		REVISIONS AND REVISIONS									
43		REVISIONS AND REVISIONS									
44		REVISIONS AND REVISIONS									
45		REVISIONS AND REVISIONS									
46		REVISIONS AND REVISIONS									
47		REVISIONS AND REVISIONS									
48		REVISIONS AND REVISIONS									
49		REVISIONS AND REVISIONS									
50		REVISIONS AND REVISIONS									
51		REVISIONS AND REVISIONS									
52		REVISIONS AND REVISIONS									
53		REVISIONS AND REVISIONS									
54		REVISIONS AND REVISIONS									
55		REVISIONS AND REVISIONS									
56		REVISIONS AND REVISIONS									
57		REVISIONS AND REVISIONS									
58		REVISIONS AND REVISIONS									
59		REVISIONS AND REVISIONS									
60		REVISIONS AND REVISIONS									
61		REVISIONS AND REVISIONS									
62		REVISIONS AND REVISIONS									
63		REVISIONS AND REVISIONS									
64		REVISIONS AND REVISIONS									
65		REVISIONS AND REVISIONS									
66		REVISIONS AND REVISIONS									
67		REVISIONS AND REVISIONS									
68		REVISIONS AND REVISIONS									
69		REVISIONS AND REVISIONS									
70		REVISIONS AND REVISIONS									
71		REVISIONS AND REVISIONS									
72		REVISIONS AND REVISIONS									
73		REVISIONS AND REVISIONS									
74		REVISIONS AND REVISIONS									
75		REVISIONS AND REVISIONS									
76		REVISIONS AND REVISIONS									
77		REVISIONS AND REVISIONS									
78		REVISIONS AND REVISIONS									
79		REVISIONS AND REVISIONS									
80		REVISIONS AND REVISIONS									
81		REVISIONS AND REVISIONS									
82		REVISIONS AND REVISIONS									
83		REVISIONS AND REVISIONS									
84		REVISIONS AND REVISIONS									




FIGURE 32A - CHANNEL COUNTER UP-DOWN PARALLEL CONTROL MTX.




FIGURE 33A - TIMING DIAGRAM OF CHANNEL COUNTER "C"




FIGURE 34 A -

SCAN LIMIT SWITCH

K. H. MURPHY

B-13376 1





FIGURE - 35 A

REQ. NO. 12037		DRAWN FOR K. MOREY		LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON, MASS.	
UNLESS OTHERWISE SPECIFIED 1. DIMENSIONS ARE IN INCHES 2. TOLERANCE ON DIMENSIONS FRACTIONAL 2/16" DECIMAL 2/100 ANGULAR 2/16° E. DIMENSIONS TO 1/16" BAL A. SCREW THREADS 3/8" CHAMFER ENDS 1/4" PITCH THD. RELIEF		APPROVED BY R. G. BROOK		ARITHMETIC UNIT	
DATE 5-1-61		DATE 5-1-61		FILE CHANGE DWG. NO.	
21		1		B-13376 -	



$$S = a'bc, + a'bc' + a'bc' + abc,$$

$$C_2 = a'bc, + a'bc' + ab$$

DIODES : S-347G
(TRANSISTRON)

FIGURE 36A - ARITHMETIC UNIT MATRIX (D 20)

C-12970 1




FIGURE- 37A

REQ. NO.	11779	SHOPS	NOTES	REVISION	DATE	BY	CHKD.	APP'D.	FILE
1									
2									
3									
4									
5									
6									
7									
8									
9									
10									
11									
12									
13									
14									
15									
16									
17									
18									
19									
20									
21									
22									
23									
24									
25									
26									
27									
28									
29									
30									
31									
32									
33									
34									
35									
36									
37									
38									
39									
40									
41									
42									
43									
44									
45									
46									
47									
48									
49									
50									
51									
52									
53									
54									
55									
56									
57									
58									
59									
60									
61									
62									
63									
64									
65									
66									
67									
68									
69									
70									
71									
72									
73									
74									
75									
76									
77									
78									
79									
80									
81									
82									
83									
84									
85									
86									
87									
88									
89									
90									
91									
92									
93									
94									
95									
96									
97									
98									
99									
100									

D-2959





FIGURE 38A

REVISION		DATE		BY	
1		11/77			
LINCOLN LABORATORY MISSOURI INSTITUTE OF TECHNOLOGY ARITHMETIC CONTROL UNIT AND SIGN FUNCTION CONTROL BLOCK DIAGRAM					
D-2959-1					




- 1 - THE SIGN OF ELEVATION IS (D21-10)
- 2 - THE SIGN OF AZIMUTH IS GENERATED BY SAMPLING THE 16TH AZ BIT WHICH IS EQUAL TO 180°


FIGURE 39 A - SIGN FUNCTION TIMING DIAGRAM

D-13372 1



RANGE LADDER



AZIMUTH LADDER



ELEVATION LADDER



NOTES:


1. ALL RELAYS CEASE HS 1002.
2. ALL 15 ohm RESISTORS ARE 10% TOL. 25 ohm 5% TOL.
3. ALL OTHER RESISTORS ARE 1% TOL.

FIGURE-41A

REVISION		DATE		BY		CHKD	
1		10/1/68		J. M. KELLEY		J. M. KELLEY	
LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LINCOLN, MASS. SCHEMATIC: DIGITAL ANALOG CONVERTER (SCHEMATIC)							
PROJECT NO. 13372 DRAWING NO. 13372-1				21 / 1 = D-13372			

B-13484

1



NOTE:

ALL DIODES S 347 G

FIGURE 42A

REQ. NO. 12149		SHOP NOTES		DRAWN FOR R. M. COLLES		LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON, MASS.	
UNLESS OTHERWISE SPECIFIED TOLERANCES ARE: FRACTIONAL ± 1/100" DECIMAL ± .005 ANGLES ± 1/10° HOLE POSITION ± .010" MAX HOLE DIA. ± .005" MAX HOLE DEPTH ± .005" MAX HOLE TOLERANCE ± .005" MAX HOLE PITCH TOL. BELIEF		CHECKED BY R. ALLEN		APPROVED BY J. M. COLLES		FILE CHANGE	
		DATE 6/5/61		DATE 6/5/61		NO. 1	
SCHEMATIC NOTES UNLESS OTHERWISE SPECIFIED RESISTANCE CAPACITANCE INDUCTANCE RESISTANCE IN OHMS		DATE		APPROVED BY		DWG. NO. B-13484-	
						OR BUFFER SLOT B-23 SCHEMATIC.	




FIGURE - 44A

SCHEMATIC NOTES
UNLESS OTHERWISE SPECIFIED
RESISTANCE CAPACITANCE INDUCTANCE
Ω μf h
RESISTORS 1/4 W. ± 5%

LINCOLN LABORATORY
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
LEXINGTON, MASS.

TIMING FILTER
SLOT A7
SCHEMATIC

FILE 21
CHANGE 1
DWG. NO. A-13479-

REQ. NO. 12152

SHOP NOTES	DRAWN FOR
UNLESS OTHERWISE SPECIFIED	RM COLES
1. TOLERANCE ON DIMENSIONS	DRAWN BY D. WHITEOMB
FRACTIONAL ± 1/64"	CHECKED BY J. J. J.
DECIMAL ± .005	APPROVED BY RM COLES
ANGULAR ± 1/2°	APPROVED BY
2. BREAK EDGES 1/64" MAX.	DATE JUNE 2, 1961
3. SCREW THREADS	SCALE
30° CHAMFER ENDS	
1 1/2 PITCH THD. RELIEF	

CHANGES

CHANGE LETTER	D'W'N BY	APP'D BY	DATE

1 A-13480




FIGURE - 45 A

SCHEMATIC NOTES
UNLESS OTHERWISE SPECIFIED
RESISTANCE CAPACITANCE INDUCTANCE
RESISTORS 1/4 W 5%
CAPACITORS 10%
INDUCTORS 10%

LINCOLN LABORATORY
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
LEXINGTON, MASS.

EF SPECIAL
SLOT B3
SCHEMATIC.

REQ. NO. 12150

DRAWN FOR R.M. COLES
BY R. ALLEN
CHECKED R.M. COLES
APPROVED R.M. COLES
BY R.M. COLES
DATE 6/2/61
SCALE 1/4"

SHOP NOTES
UNLESS OTHERWISE SPECIFIED
1. DIMENSIONS ARE IN INCHES
2. TOLERANCE ON DIMENSIONS
FRACTIONAL $\pm 1/64$
DECIMAL $\pm .005$
ANGULAR $\pm 1/2^\circ$
3. BREAK EDGES $1/64"$ MAX.
4. SCREW THREADS
30° CHAMFER ENDS
1 1/2 PITCH THD. RELIEF

FILE 21
CHANGE 1
DWG. NO. A-13480 -

CHANGES

CHANGE LETTER	D'W'N BY	APP'D BY	DATE

B-9865

NOTE - ONLY ON UNITS MANUFACTURED
PRIOR TO SEPT. 1959




FIGURE - 46A

REQ. NO. 9550

2 CIRCUITS / CARD


LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON, MASS.		DRAWN FOR EUL PETERS	
APPROVED BY		CHECKED BY	
DATE 4-10-59		DATE 4-10-59	
SCALE		SCALE	
FILE 21		CHANGE C	
NO. B-9865		NO. 21PW1196	

SHOP NOTES		UNLESS OTHERWISE SPECIFIED	
1. TOLERANCE ON DIMENSIONS		1. TOLERANCE ON DIMENSIONS	
FRACTIONAL ± 1/64"		FRACTIONAL ± 1/64"	
DECIMAL ± .008		DECIMAL ± .008	
ANGULAR ± 1/4°		ANGULAR ± 1/4°	
2. BREAK EDGES 1/64" MAX		2. BREAK EDGES 1/64" MAX	
3. SCREW THREADS		3. SCREW THREADS	
3/8" CHAMFER ENDS		3/8" CHAMFER ENDS	
1 1/4" PITCH TID. RELIEF		1 1/4" PITCH TID. RELIEF	

CHG	BY	DATE	REASON
C	GG	9/24/59	SEE CHANGE REQ# 5024
B	LG	9/24/59	SEE CHANGE REQ# 4879
A	9/23/59	9/24/59	SEE CH. REQ. 4805

B-11154 1

NOTE
CX IS VARIABLE CAPACITOR TO
DETERMINE PULSE WIDTH




2 CIRCUITS PER BOARD

FIGURE - 47A

REQ. NO. 10282		DESIGN FOR L. WILBER		LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON, MASS.	
SHOP NOTES		DRAWN BY L. SOUSA		ONE SHOT MULTIVIBRATOR	
BUILDER OFFENSE SPECIFIED		CHECKED BY		APPROVED C.L. Jones	
1. TOLERANCE OF INDICATORS		DATE 10-19-59		DATE 10-19-59	
FRACTIONAL 2 1/4"		APPROVED		SCALE	
RECTICAL 2 1/4"		DATE 10-19-59		FILE	
ARTICULAR 2 1/4"		DATE 10-19-59		CHANGE	
2. BEAR ENDS 1/4" BALL		DATE 10-19-59		21	
3. BEAR ENDS 1/4" BALL		DATE 10-19-59		1	
4. BEAR ENDS 1/4" BALL		DATE 10-19-59		DWG. NO.	
5. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
6. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
7. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
8. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
9. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
10. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
11. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
12. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
13. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
14. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
15. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
16. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
17. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
18. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
19. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
20. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
21. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
22. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
23. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
24. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
25. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
26. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
27. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
28. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
29. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
30. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
31. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
32. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
33. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
34. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
35. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
36. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
37. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
38. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
39. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
40. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
41. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
42. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
43. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
44. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
45. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
46. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
47. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
48. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
49. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
50. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
51. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
52. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
53. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
54. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
55. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
56. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
57. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
58. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
59. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
60. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
61. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
62. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
63. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
64. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
65. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
66. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
67. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
68. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
69. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
70. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
71. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
72. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
73. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
74. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
75. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
76. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
77. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
78. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
79. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
80. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
81. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
82. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
83. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
84. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
85. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
86. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
87. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
88. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
89. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
90. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
91. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
92. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
93. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
94. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
95. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
96. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
97. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
98. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	
99. BEAR ENDS 1/4" BALL		DATE 10-19-59		B-11154 -	
100. BEAR ENDS 1/4" BALL		DATE 10-19-59		NO.	


SCHEMATIC NOTES
UNLESS OTHERWISE SPECIFIED
RESISTANCE CAPACITANCE INDUCTANCE
RESISTORS 1/2 W + 5%

B-9790 A



2 OCT PER CARD.

FIGURE - 48A



RFQ # 9404									
SHOP NOTES									
UNLESS OTHERWISE SPECIFIED									
1. TOLERANCE ON DIMENSIONS									
FRACTIONAL ± 1/24"									
DECIMAL ± .005									
ANGULAR ± 1/4°									
2. BEVEL EDGES 1/4" MAX.									
3. SCREW THREADS									
30° CHAMFER FROM									
1/4 PITCH THD. RELIEF									

SCHEMATIC NOTES

1. 2N385 & 2N396 are 100 ohm resistors.
2. 6A52B30 WE is a 6A52B30 WE tube.
3. 100 ohm resistor is 100 ohm resistor.
4. 10 ohm resistor is 10 ohm resistor.




FIGURE - 49A

PINS: 1-10 1ST FLIP-FLOP
21-30 2ND FLIP-FLOP

B-10965

GENERAL NOTES										LINCOLN LABORATORY MASSACHUSETTS INSTITUTE OF TECHNOLOGY LEXINGTON, MASS.									
UNLESS OTHERWISE SPECIFIED										DESIGNED BY E. McBRIDE CHECKED BY D. PATTERSHALL BY DATE									
RESISTANCE CAPACITANCE INDUCTANCE										JAMTRAC FLIP-FLOP SCHEMATIC 2IPW1024									
D																			
RESISTORS 1/4 W. ± 5%										DATE 9-24-59									
										SCALE									
										FILE CHANGE 73 B									
										DWG. NO. B-10965-									






FIGURE-50A

C-12241 A

[illegible]





FIGURE - 51A



OMITTED ON ALL UNITS
MANUFACTURED AFTER
SEPT. 1959

SCHEMATIC NOTES		UNLESS OTHERWISE SPECIFIED		RESISTANCE CAPACITANCE INDUCTANCE		TOLERANCE		TEMPERATURE		HUMIDITY		MATERIALS		TESTING		REVISIONS		APPROVALS		DATE	
BIBL. NO. 1028-4		SHEET NO. 1		PAGE 1		OF 1		REV. 1		REV. 1		REV. 1		REV. 1		REV. 1		REV. 1		REV. 1	
LINCOLN LABORATORY		MASSACHUSETTS INSTITUTE OF TECHNOLOGY		CAMBRIDGE, MASS.		RESEARCH		RESEARCH		RESEARCH		RESEARCH		RESEARCH		RESEARCH		RESEARCH		RESEARCH	
ZENER BUFFER JAMTRACK		SCHEMATIC		21 FW125		C-11236		C-11236		C-11236		C-11236		C-11236		C-11236		C-11236		C-11236	

B-13485

NOTE - 1 CONS SPECIAL WOUND




FIGURE - 52 A

REQ. NO. 12151		DRAWN R.M. COLES		CHECKED BY D. WHITCOMB		APPROVED BY R.M. COLES		DATE JUNE 2, 1961		SCALE 1/4"		FILE 21		CHANGE 1		DWG. NO. B-13485-	
SHOP NOTES		UNLESS OTHERWISE SPECIFIED		1. TOLERANCES		FRACTIONAL & 1/16"		DECIMAL & .005		ANGULAR & 1/16"		3. BREAK EDGES 1/16" MAX		4. PLOT DIMENSIONS		1/4" PITCH THE RELIEF	
Schematic Notes		UNLESS OTHERWISE SPECIFIED		RESISTANCE		CAPACITANCE		INDUCTANCE		RESISTORS 1/4 W + 5%		CAPACITORS 1/4 W + 5%		INDUCTORS 1/4 W + 5%		LINCOLN LABORATORY	
																MASSACHUSETTS INSTITUTE OF TECHNOLOGY	
																LEXINGTON, MASS.	
																BESSEL FILTER	
																SCHEMATIC	

1 A-13486




FIGURE - 53 A

SCHEMATIC NOTES
UNLESS OTHERWISE SPECIFIED
RESISTANCE CAPACITANCE INDUCTANCE
Ω μf mh
RESISTORS 1/2 W. ± 5 %

LINCOLN LABORATORY
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
LEXINGTON, MASS.

100KC
OSCILLATOR
SCHEMATIC

FILE 21 / CHANGE 1 DWG. NO. A-13486

REP. NO. 12198

DRAWN FOR R.M. COLES
BY D. WHITING
CHECKED BY R.M. COLES
APPROVED BY R.M. COLES
DATE JUNE 5, 1961
SCALE 4

SHOP NOTES
UNLESS OTHERWISE SPECIFIED
1. TOLERANCE ON DIMENSIONS
FRACTIONAL ± 1/64"
DECIMAL ± .005
ANGULAR ± 1/2°
2. BREAK EDGES 1/64" MAX.
3. SCREW THREADS
30° CHAMFER ENDS
1 1/2 PITCH THD. RELIEF

CHANGES

CHANGE D'W'N APP'D DATE
LETTER BY BY




FIGURE 54A - 160 KC GATED OSCILLATOR (E2)

C-13477

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
E																																
D																																
C																																
B																																
A																																
F																																

FIGURE - 55A

REQ. NO. 1247		SHOP NOTES		CHANGES	
UNLESS OTHERWISE SPECIFIED, ALL DIMENSIONS ARE IN INCHES AND DECIMALS THEREOF.		1. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		2. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	
3. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		4. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		5. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	
6. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		7. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		8. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	
9. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		10. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		11. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	
12. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		13. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		14. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	
15. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		16. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		17. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	
18. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		19. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		20. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	
21. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		22. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		23. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	
24. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		25. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		26. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	
27. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		28. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		29. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	
30. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		31. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.		32. DIMENSIONS IN PARENTHESES ARE FOR INFORMATION ONLY.	

Lincoln Laboratory
Massachusetts Institute of Technology
Lexington, Mass.

CARD LOCATION

FILE NO. C-13477

DISTRIBUTION LIST

Division 2

C. R. Wieser

Group 21

P. J. Harris

E. J. Peters

R. Coles

K. Morey

A. Flink

O. V. Fortier

L. C. Wilber

E. E. Schowengerdt

Office (4)

Group 312

H. Rudolph (2)

L. Sullivan

H. Kasnitz

E. Tarbox

G. Pippert

Arbuckle Neck Site (4)

MIT Lincoln Laboratory

Arbuckle Neck Site

Attention: J. Howard

Post Office Box 12

Assawoman, Virginia

DOCUMENT CONTROL DATA - R&D

(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)

1. ORIGINATING ACTIVITY (Corporate author) Lincoln Laboratory, M.I.T.		2a. REPORT SECURITY CLASSIFICATION Unclassified	
		2b. GROUP None	
3. REPORT TITLE Scanback Antenna Control for Re-entry Physics Program			
4. DESCRIPTIVE NOTES (Type of report and inclusive dates) Technical Note			
5. AUTHOR(S) (Last name, first name, initial) Flink, Arthur H.			
6. REPORT DATE 5 July 1961		7a. TOTAL NO. OF PAGES 100	7b. NO. OF REFS None
8a. CONTRACT OR GRANT NO. AF 19(604)-7400		9a. ORIGINATOR'S REPORT NUMBER(S) 21G-0008	
b. PROJECT NO. ARPA Order 13		9b. OTHER REPORT NO(S) (Any other numbers that may be assigned this report) ESD-TR-70-91	
c.			
d.			
10. AVAILABILITY/LIMITATION NOTICES This document has been approved for public release and sale; its distribution is unlimited.			
11. SUPPLEMENTARY NOTES None		12. SPONSORING MILITARY ACTIVITY Advanced Research Projects Agency, Department of Defense	
13. ABSTRACT This report describes the scanback subsystem installed at the M.I.T. Arbuckle Neck Site. The machine is capable of storing 1500 points in range, azimuth and elevation, permitting the antenna to be repositioned along a previously traversed path.			
14. KEY WORDS Arbuckle Neck reentry physics reentry communications antennas			